Customer No.: 31561 Application No.: 10/710,301

Docket No.: 11574-US-PA

FOR THE CLAIMS

Claim 1. (Currently amended) A wafer level passive component, suitable for a

chip, the chip at least having an active surface, a first contact pad, a second contact pad

and a passivation layer, the first contact pad and the second contact pad disposed on the

active surface, the passivation layer disposed on the active surface and exposing the first

contact pad and the second contact pad, the wafer level passive component at least

comprising:

a first conductive pattern, lying over the active surface and having a first

connecting area and a first overlapping area, wherein the first connecting area physically

connects to the first contact pad and the first overlapping area lies on the passivation

layer;

a dielectric pattern, lying on the first overlapping area of the first conductive

pattern; and

a second conductive pattern, lying over the active surface and having a second

connecting area and a second overlapping area, wherein the second connecting area

physically connects to the second contact pad, the second overlapping area lies on the

dielectric pattern, and at least a portion of the dielectric pattern is interposed between the

first overlapping area and the second overlapping area.

Claim 2. (original) The wafer level passive component of claim 1, wherein the

first conductive pattern includes at least a metal layer.

Claim 3. (original) The wafer level passive component of claim 1, wherein the

-3-

BEST AVAILABLE COP

Customer No.: 31561 Application No.: 10/710,301 Docket No.: 11574-US-PA

second conductive pattern includes at least a metal layer.

Claim 4. (original) The wafer level passive component of claim 1, wherein a material of the portion of the dielectric pattern is aluminum oxide.

Claim 5. (Currently amended) The wafer level passive component of claim 1, wherein the portion of the dielectric <u>patternlayer</u> is made of a material with high dielectric constant.

Claim 6. (original) The wafer level passive component of claim 1, further comprising a dielectric layer covering a portion of the first conductive pattern.

Claim 7. (original) The wafer level passive component of claim 1, further comprising an under bump metallurgy layer interposed between the first conductive pattern and the first contact pad.

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.